您当前的位置:
首页 >
文章列表页 >
High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm
Papers | 更新时间:2024-06-05
    • High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm

    • Journal on Communications   Vol. 43, Issue 3, Pages: 101-112(2022)
    • DOI:10.11959/j.issn.1000-436x.2022061    

      CLC: TN918
    • Online First:2022-03

      Published:25 March 2022

    移动端阅览

  • Yiming XUE, Shurong LIU, Shuheng GUO, et al. High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm[J]. Journal on Communications, 2022, 43(3): 101-112. DOI: 10.11959/j.issn.1000-436x.2022061.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

1884

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

High-performance parallel acceleration method for domestic public key cryptographic algorithm SM2 based on domestic GPU
Efficient implementation for BFV fully homomorphic encryption algorithm based on Zynq platform
CDBS: blind signature scheme based on CRYSTALS-Dilithium algorithm
Adaptor signature scheme based on ISRSAC digital signature algorithm
Privacy-preserving attribute ticket scheme based on mobile terminal with smart card

Related Author

XIAO Fu
ZHANG Pinchang
HU Xin
DONG Zhenjiang
LIU Pengbo
DONG Jiankuo
WU Wen
WANG Wei

Related Institution

Jiangsu Public Information Co., Ltd.
School of Computer Science, Nanjing University of Posts and Telecommunications
School of Telecommunication Engineering, Xidian University
Department of Electronic and Communication Engineering, Beijing Electronic Science and Technology Institute
Key Laboratory of Cryptography of Zhejiang Province, Hangzhou Normal University
0