Theoretical analysis for the data immigration between memory and processor percolation cache

Jiuchuan HU; Dongrui FAN; Jiancong CHENG; Long YAN; Xiaochun YE; Lingzhi LI; Liangyi WAN; Haibin ZHONG

doi:10.11959/j.issn.1000-436x.2021157

您当前的位置：

首页 >

文章列表页 >

Theoretical analysis for the data immigration between memory and processor percolation cache

Correspondences | 更新时间：2024-06-05

- Theoretical analysis for the data immigration between memory and processor percolation cache
- Journal on Communications Vol. 42, Issue 8, Pages: 217-225(2021)
- 作者机构：
  
  1. 北京交通大学计算机科学与技术学院，北京 100044
  2. 中国科学院计算技术研究所，北京 100080
- 作者简介：
- 基金信息：
  
  The National Natural Science Foundation of China(61732018)
- DOI：10.11959/j.issn.1000-436x.2021157
  CLC： TP302.1
- Online First：2021-08，
  
  Published：25 August 2021
- 稿件说明：
移动端阅览
Jiuchuan HU, Dongrui FAN, Jiancong CHENG, et al. Theoretical analysis for the data immigration between memory and processor percolation cache[J]. Journal on Communications, 2021, 42(8): 217-225.
DOI：

Jiuchuan HU, Dongrui FAN, Jiancong CHENG, et al. Theoretical analysis for the data immigration between memory and processor percolation cache[J]. Journal on Communications, 2021, 42(8): 217-225. DOI： 10.11959/j.issn.1000-436x.2021157.

摘要

为提高处理器内核的访存效率和访存命中率，缩短访存时延，可以将具有局部关联关系的指令和数据以群组的方式从内存迁移到处理器片上渗透缓存。指令和数据之间存在的局部性关联关系以及在指令和数据被迁往片上缓存的过程中发生的变化必须从理论的高度予以分析研究。研究结果表明，将指令和数据渗透迁移到片上渗透缓存可以确保及时局部性得到有效保持；仿真实验表明，在完善数据从内存迁往片上渗透的过程中渗透缓存提高了处理器内核的访存命中率。研究成果可为营造片上渗透缓存内及时局部性环境以提高处理器性能提供新的方法。

Abstract

To improve the computer processor’s memory access efficiency

increase hit rates

reduce data fetching latency

the data and instructors that had close relation with each other could build the just-in-time locality environment on processor’s cache.To build such an environment

the relations between the data and instructors should be studied while them being immigrated into on-chip cache.The research results show that these relations could be well kept when the data and instructors are moved.The simulation also shows that the percolation cache can help the processor core to increase its hit rates.These research results give a new way to build the just-in-time locality environment on the percolation cache.

关键词

Keywords

references

胡九川 , 范东睿 , 李丹萍 , , 等 . 一种支持数据渗透迁移的片上缓存模型研究 [J ] . 北京交通大学学报 , 2017 , 41 ( 5 ): 1 - 9 .

HU J C , FAN D R , LI D P , et al . An on-chip cache model research on supporting data permeation and migration [J ] . Journal of Beijing Jiaotong University , 2016 , 41 ( 5 ): 1 - 9 .

TAN G M , SUN N H , GAO G R . Improving performance of dynamic programming via parallelism and locality on multicore architectures [J ] . IEEE Transactions on Parallel and Distributed Systems , 2009 , 20 ( 2 ): 261 - 274 .

GARCIA E , OROZCO D , KHAN R , et al . A dynamic schema to increase performance in many-core architectures through percolation operations [C ] // 20th Annual International Conference on High Performance Computing . Piscataway:IEEE Press , 2013 : 276 - 285 .

李丹萍 . 单核处理器片上渗透数据调配方法研究 [D ] . 北京:北京交通大学 , 2016 .

LI D P . Research on allocation method of penetration data on single-core processor [D ] . Beijing:Beijing Jiaotong University , 2016 .

FAN D R , YUAN N , ZHANG J C , et al . Godson-T:an efficient many-core architecture for parallel program executions [J ] . Journal of Computer Science and Technology , 2009 , 24 ( 6 ): 1061 - 1073 .

ZHENG T H , ZHU H S , EREZ M . SIPT:speculatively indexed,physically tagged caches [C ] // 2018 IEEE International Symposium on High Performance Computer Architecture . Piscataway:IEEE Press , 2018 : 118 - 130 .

CRUZ E H M , DIENER M , ALVES M A Z , et al . LAPT:a locality-aware page table for thread and data mapping [J ] . Parallel Computing , 2016 , 54 : 59 - 71 .

BHATTI M K , OZ I , AMIN S , et al . Locality-aware task scheduling for homogeneous parallel computing systems [J ] . Computing , 2018 , 100 ( 6 ): 557 - 595 .

王子聪 , 陈小文 , 郭阳 . 片上多核处理器Cache访问均衡性研究 [J ] . 计算机学报 , 2019 , 42 ( 11 ): 2403 - 2416 .

WANG Z C , CHEN X W , GUO Y . Research on cache access equalization in chip multi-processor [J ] . Chinese Journal of Computers , 2019 , 42 ( 11 ): 2403 - 2416 .

GAUR J , CHAUDHURI M , RAMACHANDRAN P , et al . Near-optimal access partitioning for memory hierarchies with multiple heterogeneous bandwidth sources [C ] // 2017 IEEE International Symposium on High Performance Computer Architecture . Piscataway:IEEE Press , 2017 : 13 - 24 .

EL-SAYED N , MUKKARA A , TSAI P A , et al . KPart:a hybrid cache partitioning-sharing technique for commodity multicores [C ] // 2018 IEEE International Symposium on High Performance Computer Architecture . Piscataway:IEEE Press , 2018 : 104 - 117 .

NORI A V , GAUR J , RAI S , et al . Criticality aware tiered cache hierarchy:a fundamental relook at multi-level cache hierarchies [C ] // 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture . Piscataway:IEEE Press , 2018 : 96 - 109 .

YI L , SHAN G B , LIU S , et al . High-performance processor design based on 3D on-chip cache [J ] . Microprocessors and Microsystems , 2016 , 47 : 486 - 490 .

胡伟武 , 陈云霁 , 肖俊华 . 计算机体系结构 [M ] . 北京 : 清华大学出版社 , 2011 .

HU W W , CHEN Y J , XIAO J H . Computer architecture [M ] . Beijing : Tsinghua University Press , 2011 .

熊金城 . 点集拓扑讲义,第4版 [M ] . 北京 : 高等教育出版社 , 1993 .

XIONG J C . Point set topology lecture [M ] . 4th edition,Beijing : Higher Education Press , 1993 .

PATTERSON A , HENNESSY L . Computer organization and design:the hordware/software interface [M ] . 5th edition,Morgan Kaufmann : Morgan Kaufmann Publisher , 2014 .

Views

1014

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

AI问答

⁰