Realization of 10bit, 200MHz sampling frequency CMOS video D/A converter with gradient error compensation
|更新时间:2024-10-14
|
Realization of 10bit, 200MHz sampling frequency CMOS video D/A converter with gradient error compensation
Issue 8, Pages: 87-91(2007)
作者机构:
1. 湖南大学电气与信息工程学院
2. 湖南大学电气与信息工程学院,湖南,长沙,410082
3. 北京圣涛平试验工程技术研究院
4. ,北京,100089
作者简介:
基金信息:
DOI:
CLC:TN792
Published:2007
稿件说明:
移动端阅览
HUANG Jiao-ying1, HE Yi-gang1 YANG Hui1, TANG Sheng-xue1, et al. Realization of 10bit, 200MHz sampling frequency CMOS video D/A converter with gradient error compensation[J]. 2007, (8): 87-91.
DOI:
HUANG Jiao-ying1, HE Yi-gang1 YANG Hui1, TANG Sheng-xue1, et al. Realization of 10bit, 200MHz sampling frequency CMOS video D/A converter with gradient error compensation[J]. 2007, (8): 87-91.DOI:
Realization of 10bit, 200MHz sampling frequency CMOS video D/A converter with gradient error compensation
200MHz sampling frequency current steering DAC with hierarchical symmetrical switching sequences was presented
which compensate the gradient error.The DAC employs segmented architecture.An integral linearity error caused by error distributes of current sources was reduced by a new switching sequence called "hierarchi-cal symmetrical switching".The DAC was built in a video-rate adaptive equalizer IC
which was fabricated in a 0.35μm
3.3V CMOS process.The area of DAC is 1.26mm×0.78mm.When operating at 14.318 MHz(4Fsc) sampling freguency
the effective numbers of bits is 9.3.Both the integral and the differential linearity errors are less than ± 0.5LSB.