Research and design of parallel architecture processor for elliptic curve cryptography
|更新时间:2024-10-14
|
Research and design of parallel architecture processor for elliptic curve cryptography
Vol. 32, Issue 5, Pages: 70-77(2011)
作者机构:
解放军信息工程大学电子技术学院
作者简介:
基金信息:
DOI:
CLC:TN918.2
Published:2011
稿件说明:
移动端阅览
YANG Xiao-hui, DAI Zi-bin, LI Miao, et al. Research and design of parallel architecture processor for elliptic curve cryptography[J]. 2011, 32(5): 70-77.
DOI:
YANG Xiao-hui, DAI Zi-bin, LI Miao, et al. Research and design of parallel architecture processor for elliptic curve cryptography[J]. 2011, 32(5): 70-77.DOI:
Research and design of parallel architecture processor for elliptic curve cryptography
Based on the analysis of the ECC algorithms processing structure characteristics and parallel schedule on finite field level
a parallel architecture processor model for ECC was proposed which adopting the ILP and DLP.A prototype has been implemented based on the parallel architecture processor model.And storage structure in the model is also analyzed.The prototype is realized using FPGA
and synthesis
place and route have been accomplished under 0.18μm CMOS technology.The results prove that the proposed parallel architecture processor for ECC can guarantee high flexibility for arbitrary ECC algorithms and can achieve high performance.