浏览全部资源
扫码关注微信
1.信息工程大学,河南 郑州 450002
2.天津市滨海新区信息技术创新中心,天津 300457
3.天津职业技术师范大学国有资产管理处,天津 300222
[ "董春雷(1987- ),男,河南周口人,信息工程大学助理研究员,主要研究方向为高速交换芯片设计、软件定义互连技术。" ]
[ "沈剑良(1982- ),男,浙江德清人,博士,信息工程大学副教授,主要研究方向为新型网络体系结构、高速接口设计。" ]
[ "李沛杰(1990- ),男,山西襄汾人,博士,信息工程大学助理研究员,主要研究方向为高速接口设计、软件定义互连技术、现代SoC设计技术。" ]
[ "王盼(1984-),男,河北石家庄人,天津市滨海新区信息技术创新中心高级工程师,主要研究方向为交换芯片系统架构。" ]
[ "薄光明(1987- ),男,河南周口人,天津职业技术师范大学工程师,主要研究方向为网络信息安全技术、实验室建设与安全管理。" ]
路凯(1999- ),男,山东临沂人,信息工程大学硕士生,主要研究方向为网络交换芯片设计。
收稿日期:2023-11-10,
修回日期:2024-02-01,
纸质出版日期:2024-05-30
移动端阅览
董春雷,沈剑良,李沛杰等.面向软件定义互连系统的多协议交换电路[J].通信学报,2024,45(05):44-53.
DONG Chunlei,SHEN Jianliang,LI Peijie,et al.Multi-protocol switching circuit for software defined interconnection system[J].Journal on Communications,2024,45(05):44-53.
董春雷,沈剑良,李沛杰等.面向软件定义互连系统的多协议交换电路[J].通信学报,2024,45(05):44-53. DOI: 10.11959/j.issn.1000-436x.2024076.
DONG Chunlei,SHEN Jianliang,LI Peijie,et al.Multi-protocol switching circuit for software defined interconnection system[J].Journal on Communications,2024,45(05):44-53. DOI: 10.11959/j.issn.1000-436x.2024076.
为满足软件定义互连系统中异构协议融合互连的需求,提出一种两级多协议交换电路,该电路通过融合共享缓存与Crossbar这2种交换架构,实现对多种异构协议的报文转发需求的兼顾。同时,提出一种基于时隙的多级仲裁调度方法,实现调度过程中时间与空间的解耦。仿真结果表明,所设计的交换电路能够弹性适应绑定模式变化引起的交换规模及端口缓存、端口带宽需求变化,缓存资源利用率相较传统组合输入输出排队(CIOQ)架构最高提高87.5%,转发时延低至数十纳秒,不仅适用于RapidIO、光纤通道(FC)、Ethernet、外设部件互连快速总线(PCIe)单一协议交换,而且适用于多种协议组合的混合协议交换。
In order to meet the requirements of heterogeneous protocol integration and interconnection in software-defined interconnection systems
a two-stage multi-protocol switching circuit was proposed. This circuit accommodated the forwarding needs of various heterogeneous protocols by integrating shared memory and Crossbar architectures. In addition
a multi-stage arbitrary scheduling scheme based on time slot was introduced to decouple time and space during the scheduling. Simulation results demonstrate that this switching circuit can dynamically adapt to changes in switching scale
port memory
and port bandwidth requirements resulting from binding mode changes. Compared to traditional combined input and output queued (CIOQ) architecture
the utilization of memory is increased by up to 87.5%
and the forwarding delay is as low as tens of nanoseconds
making it suitable for RapidIO
fibre channel (FC)
Ethernet
peripheral component interconnect express (PCIe) single protocol switching as well as hybrid protocol switching combining these protocols.
吕平 , 刘勤让 , 邬江兴 , 等 . 新一代软件定义体系结构 [J ] . 中国科学: 信息科学 , 2018 , 48 ( 3 ): 315 - 328 .
LYU P , LIU Q R , WU J X , et al . New generation software-defined architecture [J ] . Scientia Sinica (Informationis) , 2018 , 48 ( 3 ): 315 - 328 .
AL-BAWANI K , ENGLERT M , WESTERMANN M . Online packet scheduling for CIOQ and buffered crossbar switches [J ] . Algorithmica , 2018 , 80 ( 12 ): 3861 - 3888 .
ZHENG L , PAN W T , GAO Y , et al . Architecture design and performance analysis of a novel memory system for high-bandwidth onboard switching fabric [J ] . Computer Networks , 2021 , 198 : 108367 .
付文文 , 刘汝霖 , 全巍 , 等 . nPSA:一种面向TSN芯片的低延时确定性交换架构 [J ] . 计算机研究与发展 , 2023 , 60 ( 6 ): 1322 - 1336 .
FU W W , LIU R L , QUAN W , et al . nPSA: a low-latency, deterministic switching architecture for TSN chips [J ] . Journal of Computer Research and Development , 2023 , 60 ( 6 ): 1322 - 1336 .
WU C C , QIAO L F , CHEN Q H . Design of a 640-gbps two-stage switch fabric for satellite on-board switches [J ] . IEEE Access , 2020 , 8 : 68725 - 68735 .
DEVI R C , FLORINABEL D J , PRASANTH N . High throughput scheduling algorithms for input queued packet switches [J ] . Computers , Materials & Continua, 2022 , 70 ( 1 ): 1527 - 1540 .
LI Z H , WAN H , DENG Y D , et al . Time-triggered switch-memory-switch architecture for time-sensitive networking switches [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2020 , 39 ( 1 ): 185 - 198 .
尘福兴 , 李挥 , 崔凯 , 等 . 基于布尔集线器的线速多播自路由交换结构 [J ] . 通信学报 , 2014 , 35 ( 7 ): 129 - 139 .
CHEN F X , LI H , CUI K , et al . Novel wire-speed multicast self-routing switch fabric based on Boolean concentrator [J ] . Journal on Communications , 2014 , 35 ( 7 ): 129 - 139 .
黄慧群 , 刘勤让 , 卜佑军 , 等 . 交换结构中的可重构缓存机制 [J ] . 通信学报 , 2012 , 33 ( 10 ): 126 - 131 .
HUANG H Q , LIU Q R , BU Y J , et al . Reconfigurable buffer mechanism in switch fabric design [J ] . Journal on Communications , 2012 , 33 ( 10 ): 126 - 131 .
ZHENG L , YI C , PAN W T , et al . Combined shared-memory and buffered-crossbar architecture for high-bandwidth onboard switching fabric [C ] // Proceedings of the 5th Asia-Pacific Workshop on Networking . New York : ACM Press , 2021 : 3 - 4 .
PAN B Y , ZHOU Q Q , CHEN G . CQPPS: a scalable multi-path switch fabric without back pressure [J ] . IET Communications , 2021 , 15 ( 16 ): 2036 - 2045 .
HUANG S J , WANG M W , CUI Y . Traffic-aware buffer management in shared memory switches [J ] . IEEE/ACM Transactions on Networking , 2022 , 30 ( 6 ): 2559 - 2537 .
ZHENG L , QIU Z L , PAN W T , et al . Analysis of a shared-private buffer management scheme for shared memory switches [C ] // Proceedings of the 2018 International Conference on Computer, Information and Telecommunication Systems (CITS) . Piscataway : IEEE Press , 2018 : 1 - 5 .
张卜方 , 刘淑涛 , 刘丙亚 , 等 . 一种基于CICQ结构的比例公平调度算法 [J ] . 中国集成电路 , 2022 , 31 ( 7 ): 48 - 52 .
ZHANG B F , LIU S T , LIU B Y , et al . A proportional fairness scheduling algorithm based on CICQ switch [J ] . China Integrated Circuit , 2022 , 31 ( 7 ): 48 - 52 .
QIAO S Y , HU C C , BREBNER G , et al . Adaptable switch: a heterogeneous switch architecture for network-centric computing [J ] . IEEE Communications Magazine , 2020 , 58 ( 12 ): 64 - 69 .
0
浏览量
50
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构