您当前的位置:
首页 >
文章列表页 >
Design of a RISC-V Cryptographic Coprocessorfor the SM2 and SM3 Algorithms
更新时间:2026-07-01
    • Design of a RISC-V Cryptographic Coprocessorfor the SM2 and SM3 Algorithms

    • Journal on Communications   (2026)
    • DOI:10.11959/j.issn.1000-436x.TXXB260187    

      CLC: TP332;TP309
    • Received:08 April 2026

      Revised:2026-06-27

      Accepted:01 July 2026

    移动端阅览

  • Li Xiuying, E Jiayan, Wu Xiuyun, et al. Design of a RISC-V Cryptographic Coprocessorfor the SM2 and SM3 Algorithms[J/OL]. Journal on Communications, 2026. DOI: 10.11959/j.issn.1000-436x.TXXB260187.

  •  
  •  

0

Views

0

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

High-performance parallel acceleration method for domestic public key cryptographic algorithm SM2 based on domestic GPU
CDBS: blind signature scheme based on CRYSTALS-Dilithium algorithm
Adaptor signature scheme based on ISRSAC digital signature algorithm
Privacy-preserving attribute ticket scheme based on mobile terminal with smart card
High-speed hardware architecture design and implementation of Ed25519 signature verification algorithm

Related Author

XIAO Fu
ZHANG Pinchang
HU Xin
DONG Zhenjiang
LIU Pengbo
DONG Jiankuo
WU Wen
WANG Ke

Related Institution

Jiangsu Public Information Co., Ltd.
School of Computer Science, Nanjing University of Posts and Telecommunications
School of Telecommunication Engineering, Xidian University
Key Laboratory of Cryptography of Zhejiang Province, Hangzhou Normal University
Department of Cryptology Science and Technology, Beijing Electronic Science &Technology Institute
0